



upon an ungrounded hope, and what they wish not, with a magistral kind of arguing to reject. Thucydides (the Peloponnesian War Part I), IV:108 Thomas Hobbes Trans. , Sir W. Molesworth ed. In *The English Works of Thomas Hobbes of Malmesbury*, Vol. VIII I have been introduced to clock design very early in my professional career when I was tapped right out of school to design and implement the clock generation and distribution of the Alpha 21364 microprocessor. Traditionally, Alpha processors - hibited highly innovative clocking systems, always worthy of ISSCC/JSSC publi- tions and for a while Alpha processors were leading the industry in terms of clock performance. I had huge shoes to ?ll. Obviously, I was overwhelmed, confused and highly con?dent that I would drag the entire project down.

This book constitutes revised selected papers from of the workshops held at 24th International Conference on Parallel and Distributed Computing, Euro-Par 2018, which took place in Turin, Italy, in August 2018. The 64 full papers presented in this volume were carefully reviewed and selected from 109 submissions. Euro-Par is an annual, international conference in Europe, covering all aspects of parallel and distributed processing. These range from theory to practice, from small to the largest parallel and distributed systems and infrastructures, from fundamental computational problems to full-edged applications, from architecture, compiler, language and interface design and implementation to tools, support infrastructures, and application performance aspects.

This book describes the benefits and drawbacks inherent in the use of virtual platforms (VPs) to perform fast and early soft error assessment of multicore systems. The authors show that VPs provide engineers with appropriate means to investigate new and more efficient fault injection and mitigation techniques. Coverage also includes the use of machine learning techniques (e.g., linear regression) to speed-up the soft error evaluation process by pinpointing parameters (e.g., architectural) with the most substantial impact on the software stack dependability. This book provides valuable information and insight through more than 3 million individual scenarios and 2 million simulation-hours. Further, this book explores machine learning techniques usage to navigate large fault injection datasets.

Variability is one of the most challenging obstacles for IC design in the nanometer regime. In nanometer technologies, SRAM show an increased sensitivity to process variations due to low-voltage operation requirements, which are aggravated by the strong demand for lower power consumption and cost, while achieving higher performance and density. With the drastic increase in memory densities, lower supply voltages, and higher variations, statistical simulation methodologies become imperative to estimate memory yield and optimize performance and power. This book is an invaluable reference on robust SRAM circuits and statistical design methodologies for researchers and practicing engineers in the field of memory design. It combines state of the art circuit techniques and statistical methodologies to optimize SRAM performance and yield in nanometer technologies. Provides comprehensive review of state-of-the-art, variation-tolerant SRAM circuit techniques; Discusses Impact of device related process variations and how they affect circuit and system performance, from a design point of view; Helps designers optimize memory yield, with practical statistical design methodologies and yield estimation techniques.

Recently the world celebrated the 60th anniversary of the invention of the first transistor. The first integrated circuit (IC) was built a decade later, with the first microprocessor designed in the early 1970s. Today, ICs are a part of nearly every aspect of our daily lives. They help us live longer and more comfortably, and do more, faster. All this is possible because of the relentless search for new materials, circuit designs, and ideas happening on a daily basis at industrial and academic institutions around the globe.

Showcasing the latest advances in very-large-scale integrated (VLSI) circuits, *VLSI: Circuits for Emerging Applications* provides a balanced view of industrial and academic developments beyond silicon and complementary metal-oxide-semiconductor (CMOS) technology. From quantum-dot cellular automata (QCA) to chips for cochlear implants, this must-have resource: Investigates the trend of combining multiple cores in a single chip to boost performance of the overall system Describes a novel approach to enable physically unclonable functions (PUFs) using intrinsic features of a VLSI chip Examines the VLSI implementations of major symmetric and asymmetric key cryptographic algorithms, hash functions, and digital signatures Discusses nonvolatile memories such as resistive random-access memory (Re-RAM), magneto-resistive RAM (MRAM), and floating-body RAM (FB-RAM) Explores organic transistors, soft errors, photonics, nanoelectromechanical (NEM) relays, reversible computation, bioinformatics, asynchronous logic, and more VLSI: Circuits for Emerging Applications presents cutting-edge research, design architectures, materials, and uses for VLSI circuits, offering valuable insight into the current state of the art of micro- and nanoelectronics.

*Ionizing Radiation Effects in Electronics: From Memories to Imagers* delivers comprehensive coverage of the effects of ionizing radiation on state-of-the-art semiconductor devices. The book also offers valuable insight into modern radiation-hardening techniques. The text begins by providing important background information on radiation effects, their underlying mechanisms, and the use of Monte Carlo techniques to simulate radiation transport and the effects of radiation on electronics. The book then:

Explains the effects of radiation on digital commercial devices, including microprocessors and volatile and nonvolatile memories—static random-access memories (SRAMs), dynamic random-access memories (DRAMs), and Flash memories Examines issues like soft errors, total dose, and displacement damage, together with hardening-by-design solutions for digital circuits, field-programmable gate arrays (FPGAs), and mixed-analog circuits Explores the effects of radiation on fiber optics and imager devices such as complementary metal-oxide-semiconductor (CMOS) sensors and charge-coupled devices (CCDs) Featuring real-world examples, case studies, extensive references, and contributions from leading experts in industry and academia, *Ionizing Radiation Effects in Electronics: From Memories to Imagers* is suitable both for newcomers who want to become familiar with radiation effects and for radiation experts who are looking for more advanced material or to make effective use of beam time.

[Soft Errors in Modern Electronic Systems](#)

[Terrestrial Radiation Effects in VLSI Devices and Electronic Systems](#)

[From Memories to Imagers](#)

[Survey and Challenges](#)

[Analysis and Design of Resilient VLSI Circuits](#)

[19th CCF Conference, NCCET 2015, Hefei, China, October 18-20, 2015, Revised Selected Papers](#)

[Circuits for Emerging Applications](#)

[Analysis and Mitigation Techniques](#)

[Soft Error Analysis and Mitigation in Circuits Involving C-elements](#)

[Nanometer Variation-Tolerant SRAM](#)

[Proceeding of the First Euro-China Conference on Intelligent Data Analysis and Applications, June 13-15, 2014, Shenzhen, China](#)

Terrestrial neutron-induced soft errors in semiconductor memory devices are currently a major concern in reliability issues. Understanding the mechanism and quantifying soft-error rates are primarily crucial for the design and quality assurance of semiconductor memory devices.This book covers the relevant up-to-date topics in terrestrial neutron-induced soft errors, and aims to provide succinct knowledge on neutron-induced soft errors to the readers by presenting several valuable and unique features.

FPGA Architecture: Survey and Challenges reviews the historical development of programmable logic devices, the fundamental programming technologies that the programmability is built on, and then describes the basic understandings gleaned from research on architectures. It is an invaluable reference for engineers and computer scientists. It is also an excellent primer for senior or graduate-level students in electrical engineering or computer science.

This monograph is motivated by the challenges faced in designing reliable VLSI systems in modern VLSI processes. The reliable operation of integrated circuits (ICs) has become increasingly dif?cult to achieve in the deep submicron (DSM) era. With continuouslydecreasing device feature sizes, combinedwith lower supply voltages and higher operating frequencies, the noise immunity of VLSI circuits is decreasing alarmingly. Thus, VLSI circuits are becoming more vulnerable to noise effects such as crosstalk, power supply variations, and radiation-inducedsoft errors. Among these noise sources, soft errors(or error caused by radiation particle strikes) have become an increasingly troublesome issue for memory arrays as well as c- binational logic circuits. Also, in the DSM era, process variations are increasing at a signi?cant rate, making it more dif?cult to design reliable VLSI circuits. Hence, it is important to ef?ciently design robust VLSI circuits that are resilient to radiation particle strikes and process variations. The work presented in this research mo- graph presents several analysis and design techniques with the goal of realizing VLSI circuits, which are radiation and process variation tolerant.

[Ionizing Radiation Effects in Electronics](#)

[Intelligent Data analysis and its Applications, Volume II](#)

[Radiation Effects and Soft Errors in Integrated Circuits and Electronic Devices](#)

[Mitigation of Hardware Failures, Soft Errors, and Electro-Magnetic Disturbances](#)

[Algorithms and Architectures for Parallel Processing](#)

[Reliable Software for Unreliable Hardware](#)

[Soft-error Mitigation at the Architecture-level Using Berger Codes for Error Detection](#)

[Terrestrial Neutron-induced Soft Errors in Advanced Memory Devices](#)

[Efficient Techniques for Modeling and Mitigation of Soft Errors in Nanometer-scale Static CMOS Logic Circuits](#)

[Early Evaluation of Multicore Systems](#)